Approximate And Bit-Width Configurable Arithmetic Logic Unit Design For Deep Learning Accelerator