High Level Static Analysis Of System Descriptions For Taming Verification Complexity